



# INTEGRATED CIRCUIT

東芝  
TOSHIBA

## TECHNICAL DATA


TA 7348 P

TOSHIBA BIPOLE LINEAR INTEGRATED CIRCUIT  
SILICON MONOLITHIC

### 3-INPUT SWITCH

- . Suitable for Audio and Video Signal
- . Low Current Operation
- . With Muting Terminal

Unit in mm




### MAXIMUM RATINGS ( $T_a=25^{\circ}\text{C}$ )

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	$V_{CC}$	14	V
Signal Level at Input Pin	$e_{in}$	5	$\text{V}_{\text{p-p}}$
Input Voltage at Control Pin	$V_{IN}$	-0.3~ $V_{CC}+0.3$	V
Power Dissipation (Note)	$P_d$	500	mW
Operating Temperature	$T_{opr}$	-10~80	$^{\circ}\text{C}$
Storage Temperature	$T_{stg}$	-50~125	$^{\circ}\text{C}$

Note : Derated above  $T_a=25^{\circ}\text{C}$  in the proportion of 5mW/ $^{\circ}\text{C}$ .

### BLOCK DIAGRAM



### TRUTH TABLE

CONTROL -1	CONTROL -2	MUTING	OUTPUT
H	L	L	INPUT-1
L	H	L	INPUT-2
L	L	L	INPUT-3
H	H	L	UNDEFINED
*	*	H	NOTE

\* Don't care



## INTEGRATED CIRCUIT

東芝

## TECHNICAL DATA

TA7348P

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=9V, Ta=25°C)

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V <sub>CC</sub>	-	-	8.0	9.0	10.0	V
Total Current	I <sub>CC</sub>	-	S1=2, S2=2, S3=2, S4=2 S5=2, S6=2	4.4	5.4	6.8	mA
Frequency Responce	G <sub>F1</sub>	-	v <sub>i</sub> =2.5V <sub>p-p</sub> v <sub>o</sub> (20Hz)/v <sub>o</sub> (100kHz)	-	-	±0.5	dB
	G <sub>F2</sub>		v <sub>i</sub> =2.0V <sub>p-p</sub> v <sub>o</sub> (5MHz)/v <sub>o</sub> (100kHz)				
Insertion Loss	G <sub>L</sub>	-	v <sub>i</sub> =2.5V <sub>p-p</sub> , 100kHz v <sub>o</sub> /v <sub>i</sub>	-0.5	-0.3	-	dB
Distortion	THD1	-	v <sub>i</sub> =2.5V <sub>p-p</sub> , 1kHz	-	0.2	0.5	%
	THD2	-	v <sub>i</sub> =2.0V <sub>p-p</sub> , 4.43MHz	-	0.4	1.0	%
Differential Gain	DG	-	v <sub>i</sub> =Input Waveform 1	-	0.5	-	%
Differential Phase	DP	-	v <sub>i</sub> =Input Waveform 1	-	0.5	-	deg
Cross Talk	C <sub>R1</sub>	-	v <sub>i</sub> =2.0V <sub>p-p</sub> , $\frac{v_o}{v_i}$ 4.43MHz, (Note 2)	-	-	-60	dB
	C <sub>R2</sub>	-	v <sub>i</sub> =2.0V <sub>p-p</sub> , $\frac{v_o}{v_i}$ 4.43MHz, (Note 3)	-	-	-50	dB
Output Offset Voltage	v <sub>OFF</sub>	-	(Note 4)	-	-	±15	mV
SW Control Voltage	V <sub>CH</sub>	-	(Note 5)	4.1	-	-	V
	V <sub>CL</sub>	-	(Note 6)	-	-	1.0	V
Input Impedance	R <sub>i</sub>	-	-	-	15	-	kΩ
Output Impedance	R <sub>O</sub>	-	-	-	10	-	Ω

Note 1 : If not specified the setting of switches, measure in the following three modes

- a) S1=S4=1, S2=S3=S5=S6=2
- b) S2=S5=1, S1=S3=S4=S6=2
- c) S3=1, S1=S2=S4=S5=S6=2

Note 2 : In the fixed setting of S6=2, measure in all combination of S1 through S5, except the three cases of a) S1=S4=1, b) S2=S5=1, c) S3=1, S4=S5=2.

Note 3 : In the fixed setting of S6=1, measure in all combination of S1 through S5.

Note 4 : In S1=S2=S3=2, read the difference of output DC voltage among the following four Modes.

- a) S4=1, S5=S6=2
- b) S5=1, S4=S6=2
- c) S4=S5=S6=2
- d) S6=1, S4=S5=1 or 2

Note 5 : Guaranteed Switching Level (Active)

Note 6 : Guaranteed Switching Level (Non active)




# INTEGRATED CIRCUIT

TA7348P

## TECHNICAL DATA

### INPUT WAVEFROM 1



## TEST CIRCUIT

