### 0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifiers

The CA3420A and CA3420 are integrated circuit operational amplifiers that combine PMOS transistors and bipolar transistors on a single monolithic chip. The CA3420A and CA3420 BiMOS operational amplifiers feature gate protected PMOS transistors in the input circuit to provide very high input impedance, very low input currents (less than $1 \mathrm{pA})$. The internal bootstrapping network features a unique guardbanding technique for reducing the doubling of leakage current for every $10^{\circ} \mathrm{C}$ increase in temperature. The CA3420 series operates at total supply voltages from 2 V to 20 V either single or dual supply. These operational amplifiers are internally phase compensated to achieve stable operation in the unity gain follower configuration. Additionally, they have access terminals for a supplementary external capacitor if additional frequency roll-off is desired. Terminals are also provided for use in applications requiring input offset voltage nulling. The use of PMOS in the input stage results in common mode input voltage capability down to 0.45 V below the negative supply terminal, an important attribute for single supply application. The output stage uses a feedback OTA type amplifier that can swing essentially from rail-to-rail. The output driving current of $1.5 \mathrm{~mA}(\mathrm{Min})$ is provided by using nonlinear current mirrors.

## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| CA3420AT | -55 to 125 | 8 Pin Metal Can | T8.C |
| CA3420E | -55 to 125 | 8 Ld PDIP | E8.3 |

## Pinouts



CA3420 (METAL CAN)
TOP VIEW


## Absolute Maximum Ratings

Supply Voltage (V+ to V-) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 V
Differential Input Voltage
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . (V+ +8 V ) to (V- -0.5 V )
Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1mA
Output Short Circuit Duration (Note 1). . . . . . . . . . . . . . . . . Indefinite

## Operating Conditions

Temperature Range

## e. .

 . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
## Thermal Information



CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:

1. Short circuit may be applied to ground or to either supply.
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications Typical Values Intended Only for Design Guidance, $\mathrm{V}_{\text {SUPPLY }}= \pm 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | SYMBOL | TEST CONDITIONS |  | CA3420A | CA3420 | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Resistance |  | $\mathrm{R}_{\boldsymbol{I}}$ |  |  | 150 | 150 | $T \Omega$ |
| Input Capacitance |  | $\mathrm{Cl}_{1}$ |  |  | 4.9 | 4.9 | pF |
| Output Resistance |  | $\mathrm{R}_{0}$ |  |  | 300 | 300 | $\Omega$ |
| Equivalent Input Noise Voltage |  | $\mathrm{e}_{\mathrm{N}}$ | $\mathrm{f}=1 \mathrm{kHz}$ | $\mathrm{R}_{S}=100 \Omega$ | 62 | 62 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}=10 \mathrm{kHz}$ | 38 |  | 38 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Short-Circuit Current | Source |  | $\mathrm{lOM}^{+}$ |  |  | 2.6 | 2.6 | mA |
| To Opposite Supply | Sink | $\mathrm{IOM}^{-}$ |  |  | 2.4 | 2.4 | mA |
| Gain Bandwidth Product |  | $\mathrm{f}_{\top}$ |  |  | 0.5 | 0.5 | MHz |
| Slew Rate |  | SR |  |  | 0.5 | 0.5 | V/ $/ \mathrm{s}$ |
| Transient Response | Rise Time | $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 0.7 | 0.7 | $\mu \mathrm{s}$ |
|  | Overshoot | OS |  |  | 15 | 15 | \% |
| Current from Terminal 8 | To V- | $18+$ |  |  | 20 | 20 | $\mu \mathrm{A}$ |
|  | To V+ | $\mathrm{l}_{8}$ - |  |  | 2 | 2 | mA |

Electrical Specifications For Equipment Design, At $V_{S U P P L Y}= \pm 1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | CA3420 |  |  | CA3420A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{IO}} \mathrm{l}$ |  | - | 5 | 10 | - | 2 | 5 | mV |
| Input Offset Current (Note 3) | $\left\|\mathrm{l}_{\mathrm{IO}}\right\|$ |  | - | 0.01 | 4 | - | 0.01 | 4 | pA |
| Input Current (Note 3) | $\|1\|$ |  | - | 1 | 5 | - | 0.02 | 5 | pA |
| Large Signal Voltage Gain | AOL | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 10 | 100 | - | 20 | 100 | - | kV/V |
|  |  |  | 80 | 100 | - | 86 | 100 | - | dB |
| Common Mode Rejection Ratio | CMRR |  | - | 560 | 1800 | - | 560 | 1000 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  | 55 | 65 | - | 60 | 65 | - | dB |
| Common Mode Input Voltage Range | $\mathrm{V}_{\text {ICR }}{ }^{+}$ |  | 0.2 | 0.5 | - | 0.2 | 0.5 | - | V |
|  | $\mathrm{V}_{\text {ICR }}{ }^{-}$ |  | - | -1.3 | - | -1 | -1.3 | - | V |
| Power Supply Rejection Ratio | PSRR | $\Delta \mathrm{V}_{1 \mathrm{O}} / \Delta \mathrm{V}$ | - | 100 | 1000 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  | 60 | 80 | - | 70 | 90 | - | dB |
| Max Output Voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ | 0.90 | 0.95 | - | 0.90 | 0.95 | - | V |
|  | $\mathrm{V}_{\mathrm{OM}^{-}}$ |  | -0.85 | -0.91 | - | -0.85 | -0.91 | - | V |
| Supply Current | I+ |  | - | 350 | 650 | - | 350 | 650 | $\mu \mathrm{A}$ |
| Device Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | - | 0.7 | 1.1 | - | 0.7 | 1.1 | mW |
| Input Offset Voltage Temperature Drift | $\Delta \mathrm{V}_{\mathrm{IO}} / \Delta \mathrm{T}$ |  | - | 4 | - | - | 4 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

NOTE:
3. The maximum limit represents the levels obtainable on high speed automatic test equipment. Typical values are obtained under laboratory conditions.

Electrical Specifications For Equipment Design, at $\mathrm{V}_{\text {SUPPLY }}= \pm 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | CA3420 |  |  | CA3420A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | ${ }^{\text {V }}$ IO ${ }^{\text {l }}$ |  | - | 5 | 10 | - | 2 | 5 | mV |
| Input Offset Current (Note 4) | $\\|_{\text {IO }}$ |  | - | 0.03 | 4 | - | 0.03 | 4 | pA |
| Input Current (Note 4) | $\|1\|$ |  | - | 0.05 | 5 | - | 0.05 | 5 | pA |
| Large Signal Voltage Gain | $\mathrm{A}_{\mathrm{OL}}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 10 | 100 | - | 20 | 100 | - | kV/V |
|  |  |  | 80 | 100 | - | 86 | 100 | - | dB |
| Common Mode Rejection Ratio | CMRR |  | - | 100 | 320 | - | 100 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  | 70 | 80 | - | 70 | 80 | - | dB |
| Common Mode Input Voltage Range | $\mathrm{V}_{\text {ICR }}{ }^{+}$ |  | 8.5 | 9.3 | - | 9.0 | 9.3 | - | V |
|  | $\mathrm{V}_{\text {ICR }}{ }^{-}$ |  | -10 | -10.3 | - | -10 | -10.3 | - | V |
| Power Supply Rejection Ratio | PSRR | $\Delta \mathrm{V}_{1 \mathrm{O}} / \Delta \mathrm{V}$ | - | 32 | 320 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  | 70 | 90 | - | 70 | 90 | - | dB |
| Max Output Voltage | $\mathrm{V}_{\mathrm{OM}^{+}}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ | 9.7 | 9.9 | - | 9.7 | 9.9 | - | V |
|  | $\mathrm{V}_{\mathrm{OM}^{-}}$ |  | -9.7 | -9.85 | - | -9.7 | -9.85 | - | V |
| Supply Current | $1+$ |  | - | 450 | 1000 | - | 450 | 1000 | $\mu \mathrm{A}$ |
| Device Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | - | 9 | 14 | - | 9 | 14 | mW |
| Input Offset Voltage Temperature Drift | $\Delta \mathrm{V}_{1 \mathrm{O}} / \Delta \mathrm{T}$ |  | - | 4 | - | - | 4 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

NOTE:
4. The maximum limit represents the levels obtainable on high speed automatic test equipment. Typical values are obtained under laboratory conditions.

## Typical Applications

## Picoammeter Circuit

The exceptionally low input current (typically 0.2 pA ) makes the CA3420 highly suited for use in a picoammeter circuit. With only a single $10 \mathrm{G} \Omega$ resistor, this circuit covers the range from $\pm 1.5 \mathrm{pA}$. Higher current ranges are possible with suitable switching techniques and current scaling resistors. Input transient protection is provided by the $1 \mathrm{M} \Omega$ resistor in series with the input. Higher current ranges require that this resistor be reduced. The $10 \mathrm{M} \Omega$ resistor connected to pin 2 of the CA3420 decouples the potentially high input capacitance often associated with lower current circuits and reduces the tendency for the circuit to oscillate under these conditions.

## High Input Resistance Voltmeter

Advantage is taken of the high input impedance of the CA3420 in a high input resistance DC voltmeter. Only two 1.5 V "AA" type penlite batteries power this exceedingly high-input resistance ( $>1,000,000 \mathrm{M} \Omega$ ) DC voltmeter. Full-scale deflection is $\pm 500 \mathrm{mV}, \pm 150 \mathrm{mV}$, and $\pm 15 \mathrm{mV}$. Higher voltage ranges are easily added with external input voltage attenuator networks.

The meter is placed in series with the gain network, thus eliminating the meter temperature coefficient error term.

Supply current in the standby position with the meter undeflected is $300 \mu \mathrm{~A}$. At full-scale deflection this current rises to $800 \mu \mathrm{~A}$. Carbon-zinc battery life should be in excess of 1,000 hours.


## Typical Performance Curves



FIGURE 3. OUTPUT VOLTAGE SWING AND COMMON MODE INPUT VOLTAGE RANGE vs SUPPLY VOLTAGE


FIGURE 5. OUTPUT VOLTAGE vs LOAD SINKING CURRENT


FIGURE 4. OUTPUT VOLTAGE vs LOAD SOURCING CURRENT


FIGURE 6. INPUT NOISE VOLTAGE vs FREQUENCY


FIGURE 7. OPEN LOOP GAIN AND PHASE SHIFT RESPONSE

## Dual-In-Line Plastic Packages (PDIP)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum -C .
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. $N$ is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch (0.76-1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MAX | MIN | MAX | NOTES |  |  |  |  |  |  |
| A | - | 0.210 | - | 5.33 | 4 |  |  |  |  |  |
| A1 | 0.015 | - | 0.39 | - | 4 |  |  |  |  |  |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - |  |  |  |  |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |  |  |  |  |  |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 8,10 |  |  |  |  |  |
| C | 0.008 | 0.014 | 0.204 | 0.355 | - |  |  |  |  |  |
| D | 0.355 | 0.400 | 9.01 | 10.16 | 5 |  |  |  |  |  |
| D1 | 0.005 | - | 0.13 | - | 5 |  |  |  |  |  |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |  |  |  |  |  |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |  |  |  |  |  |
| e | 0.100 | BSC | 2.54 | BSC | - |  |  |  |  |  |
| $e_{\text {A }}$ | 0.300 | BSC | 7.62 | BSC | 6 |  |  |  |  |  |
| $e_{B}$ | - | 0.430 | - | 10.92 | 7 |  |  |  |  |  |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 |  |  |  |  |  |
| N | 8 |  |  |  |  |  |  |  | 8 | 9 |

Rev. 0 12/93

Metal Can Packages (Can)


NOTES:

1. (All leads) $\varnothing \mathrm{b}$ applies between L1 and L2. Øb1 applies between L 2 and 0.500 from the reference plane. Diameter is uncontrolled in L1 and beyond 0.500 from the reference plane.
2. Measured from maximum diameter of the product.
3. $\alpha$ is the basic spacing from the centerline of the tab to terminal 1 and $\beta$ is the basic spacing of each lead or lead position ( $\mathrm{N}-1$ places) from $\alpha$, looking at the bottom of the package.
4. N is the maximum number of terminal positions.
5. Dimensioning and tolerancing per ANSI Y14.5M-1982.
6. Controlling dimension: INCH .

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee 1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

