
TV-Stereo Processor

TDA 6610-5

Bipolar IC

Features

- All functions are I²C Bus controlled
- Suitable for multistandard including NICAM SCARTinterface
- Independent headphones output high signal noise ratio
- Extremely low total harmonic distortion
- High security of detection of the stereo decoder part because of the digital interference suppression and the very narrow bandwidth



Туре	Ordering Code	Package
TDA 6610-5	Q67000-A5126	P-DIP-28-3

General

The TDA 6610-5 represents a complete TV-stereo sound system controlled via the ${
m I}^2C$ Bus. The IC is divided into three functional blocks:

- Stereo Sound Processing with High Quality (exceeds DIN 45500; suitable for NICAM and CD)
 - a) Matrix for G-standard
 - b) Additional single-channel AF-input (for e.g. AF-signal according to L-standard)
 - c) Stereo SCART-interface is in accordance with FTZ-official specification
 - d) Stereo loudspeaker signal section with Ch1/Ch2 switch, treble/bass control, quasi-stereo/ stereo base width control and separate left/right loudspeaker volume control
 - e) Signal section with Ch1/Ch2 switch and volume control for stereo headphones

2. TV-Sound Identification Signal Decoder Consisting of:


- a) Active pilot signal filter
- b) Phase-independent rectifier with very narrow bandwidth for evaluation of the identification signal
- c) Digital integrator to reduce interference
- d) Multiplexer for cyclical switch over between "stereo" or "dual" recognition
- e) PLL for the generation of the reference signal. External synchronization with either the flyback pulse or external reference clock signals of 62.5 kHz

3. Control Section for:

- a) I2C Bus interface with listen/talk function
- b) Control of the complete AF-sound processing
- c) Control of the identification signal decoder
- d) Reading of the identification signal decoder status
- e) Test modes

Pin Functions

1 AF-input mono, left, sound 1 2 Bias for AF-unit 3 AF-input right, sound 2 4 54-kHz input 5 54-kHz filter 6 AF-input (L-standard) 7 AF-input SCART left (sound 1) 8 AF-input SCART right (sound 2) 9 AF-output SCART (mono, sound 1, left) 10 AF-output SCART (mono, sound 2, right) 11 Phase-shifter quasi-stereo 12 Phase-shifter quasi-stereo 13 Cut-off frequency base (base-width) left 14 Cut-off frequency base (base-width) right 15 AF-output, loudspeaker left 16 AF-output, loudspeaker left 17 Cut-off frequency treble left 18 Cut-off frequency treble left 19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I ² C Bus SCL 23 I ² C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decode	Pin No.	Function
AF-input right, sound 2 4 54-kHz input 5 54-kHz filter 6 AF-input (L-standard) 7 AF-input SCART left (sound 1) 8 AF-input SCART right (sound 2) 9 AF-output SCART (mono, sound 1, left) 10 AF-output SCART (mono, sound 2, right) 11 Phase-shifter quasi-stereo 12 Phase-shifter quasi-stereo 13 Cut-off frequency base (base-width) left 14 Cut-off frequency base (base-width) right 15 AF-output, loudspeaker left 16 AF-output, loudspeaker left 17 Cut-off frequency treble left 18 Cut-off frequency treble right 19 AF-output, headphones left 20 AF-output, headphones left 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	1	AF-input mono, left, sound 1
4 54-kHz input 5 54-kHz filter 6 AF-input (L-standard) 7 AF-input SCART left (sound 1) 8 AF-input SCART right (sound 2) 9 AF-output SCART (mono, sound 1, left) 10 AF-output SCART (mono, sound 2, right) 11 Phase-shifter quasi-stereo 12 Phase-shifter quasi-stereo 13 Cut-off frequency base (base-width) left 14 Cut-off frequency base (base-width) right 15 AF-output, loudspeaker left 16 AF-output, loudspeaker right 17 Cut-off frequency treble left 18 Cut-off frequency treble right 19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	2	Bias for AF-unit
5 54-kHz filter 6 AF-input (L-standard) 7 AF-input SCART left (sound 1) 8 AF-input SCART right (sound 2) 9 AF-output SCART (mono, sound 1, left) 10 AF-output SCART (mono, sound 2, right) 11 Phase-shifter quasi-stereo 12 Phase-shifter quasi-stereo 13 Cut-off frequency base (base-width) left 14 Cut-off frequency base (base-width) right 15 AF-output, loudspeaker left 16 AF-output, loudspeaker right 17 Cut-off frequency treble left 18 Cut-off frequency treble right 19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	3	AF-input right, sound 2
AF-input (L-standard) AF-input SCART left (sound 1) AF-input SCART right (sound 2) AF-output SCART (mono, sound 1, left) AF-output SCART (mono, sound 2, right) Phase-shifter quasi-stereo Phase-shifter quasi-stereo Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right 17 Cut-off grequency treble right 18 Cut-off sequency treble right 19 AF-output, headphones right 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) Filter ID-signal decoder 26 Filter ID-signal decoder	4	54-kHz input
AF-input SCART left (sound 1) AF-input SCART right (sound 2) AF-output SCART (mono, sound 1, left) AF-output SCART (mono, sound 2, right) Phase-shifter quasi-stereo Phase-shifter quasi-stereo Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right 19 AF-output, headphones right 11 AF-output, headphones right 20 AF-output, headphones right 21 AF-output, headphones right 21 AF-output, headphones right 21 Filter ID-signal decoder Filter ID-signal decoder PLL-filter ID-signal decoder	5	54-kHz filter
AF-input SCART right (sound 2) AF-output SCART (mono, sound 1, left) AF-output SCART (mono, sound 2, right) Phase-shifter quasi-stereo Phase-shifter quasi-stereo Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right 17 AF-output, headphones right 19 AF-output, headphones right 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I ² C Bus SCL 23 I ² C Bus SDA 24 Input H-pulse (4 x H-pulse) Filter ID-signal decoder 26 Filter ID-signal decoder	6	AF-input (L-standard)
AF-output SCART (mono, sound 1, left) AF-output SCART (mono, sound 2, right) Phase-shifter quasi-stereo Phase-shifter quasi-stereo Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right 17	7	AF-input SCART left (sound 1)
AF-output SCART (mono, sound 2, right) Phase-shifter quasi-stereo Phase-shifter quasi-stereo Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right If Cut-off frequency treble left If Cut-off frequency treble left If Cut-off frequency treble left If Cut-off frequency treble right If Cut-off frequency treble left If Cut-off frequency treble left If Cut-off frequency treble left If Cut-off frequency treble right If Cut-off frequency treble left If Cut-off frequen	8	AF-input SCART right (sound 2)
Phase-shifter quasi-stereo Phase-shifter quasi-stereo Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right AF-output, headphones right PLI Bus SCL I²C Bus SDA Input H-pulse (4 x H-pulse) Filter ID-signal decoder Filter ID-signal decoder	9	AF-output SCART (mono, sound 1, left)
Phase-shifter quasi-stereo Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right Figure SCL Bus SCL PC Bus SDA Input H-pulse (4 x H-pulse) Filter ID-signal decoder Filter ID-signal decoder	10	AF-output SCART (mono, sound 2, right)
Cut-off frequency base (base-width) left Cut-off frequency base (base-width) right AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right Figure SCL Li2C Bus SCL Li2C Bus SDA Input H-pulse (4 x H-pulse) Filter ID-signal decoder Filter ID-signal decoder	11	Phase-shifter quasi-stereo
14 Cut-off frequency base (base-width) right 15 AF-output, loudspeaker left 16 AF-output, loudspeaker right 17 Cut-off frequency treble left 18 Cut-off frequency treble right 19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder	12	Phase-shifter quasi-stereo
AF-output, loudspeaker left AF-output, loudspeaker right Cut-off frequency treble left Cut-off frequency treble right AF-output, headphones left AF-output, headphones right Lut-off frequency treble right Filter ID-signal decoder PLL-filter ID-signal decoder	13	Cut-off frequency base (base-width) left
16 AF-output, loudspeaker right 17 Cut-off frequency treble left 18 Cut-off frequency treble right 19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder	14	Cut-off frequency base (base-width) right
17 Cut-off frequency treble left 18 Cut-off frequency treble right 19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	15	AF-output, loudspeaker left
18 Cut-off frequency treble right 19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	16	AF-output, loudspeaker right
19 AF-output, headphones left 20 AF-output, headphones right 21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	17	Cut-off frequency treble left
20 AF-output, headphones right 21 $+ V_S$ (supply voltage) 22 I^2C Bus SCL 23 I^2C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder	18	Cut-off frequency treble right
21 + V _S (supply voltage) 22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	19	AF-output, headphones left
22 I²C Bus SCL 23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	20	AF-output, headphones right
23 I²C Bus SDA 24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	21	+ V _S (supply voltage)
24 Input H-pulse (4 x H-pulse) 25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	22	I ² C Bus SCL
25 Filter ID-signal decoder 26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	23	I ² C Bus SDA
26 Filter ID-signal decoder 27 PLL-filter ID-signal decoder	24	Input H-pulse (4 x H-pulse)
27 PLL-filter ID-signal decoder	25	Filter ID-signal decoder
	26	Filter ID-signal decoder
28 Ground	27	PLL-filter ID-signal decoder
	28	Ground



Block Diagram

■ 8235605 0058294 9Tl **■**

Circuit Description

Signal Section

The audio signal processing in the matrix and the switch-over for multichannel TV-sound signals according to the two-carrier system used in Germany takes place in the matrix and switching sections. In addition to the two inputs for the demodulated sound carrier a two-channel SCART-input and an additional mono input (e.g. for demodulated L-standard sound) are provided. The two AF-inputs can be by-passed internally in such a way that decoded stereo sound signals of other audio systems (NICAM) can be processed. The switching section is terminated with the SCART-output and an independently switchable Ch1/Ch2 switch for the loudspeaker and headphone outputs.

In the loudspeaker signal path a switchable quasi-stereo section follows the Ch1/Ch2 switch. This section gives a special audio effect with mono signals due to a 180° phase shift at medium frequencies (about 1 kHz) in one channel. The following bass control exhibits a step of 3 dB with an adjustment range of + 15/– 12 dB. The cutoff frequency is set for each channel with an external capacitor.

A circuit for stereo base-width expansion, switchable if stereo signals are recognized, provides a more spatial audio effect due to 50 % of frequency dependent crosstalk in opposing phases. The circuit operates with the same cut-off frequency as the bass control, but the function is largely independent. Likewise the treble control, whose cut-off frequency is also controlled by a capacitor in each channel, has a step of 3 dB with an adjustment range of \pm 12 dB. The volume control can be adjusted independently for the right and left loudspeaker signal path. Using 57 steps of 1.25 dB each, a 70 dB adjustment range is available, where the 57th step activates the "MUTE" function. Functions such as "balance" or "loudness" are realized by software adjustment of the appropriate tone and volume controls.

In the signal path for the headphones after the Ch1/Ch2 switch a volume control circuit is used for the simultaneous left/right adjustment. Thirty-two steps of 2 dB each allow an adjustment range of 62 dB (31 x 2 dB = 62 dB, while the 32nd step activates the "MUTE" function).

Identification Sound Decoder

The input of the identification sound decoder consists of an op-amp for the pilot signal with its sidebands. An external LC-circuit is used to select the pilot carrier and his sidebands. The signal is then passed to a phase-independent active band-pass filter wih a very narrow bandwidth (adjustable externally). This filter detects whether the lower side-band of the pilot carrier, modulated with the identification signal, is present. The center frequency of the filter is switched between "dual" and "stereo" by a multiplexer. The multiplexing frequency is adjustable by software. If a side-band is detected, the multiplexer stops. The first "detected" criterion is processed by a digital integrator and a following comparator in order to suppress interferences due to noise. The decoder status caw can be read out via $\rm I^2C$ Bus (talk mode) as the "stereo" or "dual" mode. The control of the corresponding signal path can take place either directly internally or through the μC . All required clock signals are derived from a fast lowding PLL synchronized by a external reference frequency. This reference frequency has to be sufficiently close to the horizontal frequency, but a rigid phase coupling is not required. Therefore, alternatively to the line frequency the use of a crystal-controlled 62.5 kHz frequency commonly available in PLL-tuning systems is possible.

Control Section

All functions are controlled via I²C Bus interface with listen/talk functions. The actual valid data are stored in a latch block.

The telegram structure is:

start condition - chip address - any number of data bytes - stop condition

The following conditions apply to the data bytes:

Before a data byte (with the adjustment information) is transmitted, a subaddress byte has **always** to be transmitted.

Example: The headphone volume (HP vol) has to be increased in several (i.e. 3) steps.

Right		Wrong	
Start condition Chip address Subaddr. vol Volume step 8 Subaddr. vol Volume step 9 Subaddr. vol Volume step 10 Stop condition	84 (Hex) 03 (Hex) 08 (Hex) 03 (Hex) 09 (Hex) 03 (Hex) 0A (Hex)	Start condition Chip address Subaddr. vol Volume step 8 Volume step 9 Volume step 10 Stop condition	84 (Hex) 03 (Hex) 08 (Hex) 09 (Hex) 0A (Hex)

Within a telegram (i.e. without a new start condition) any different subaddresses can be accessed. The changeover between "listen" and "talk" however has always to be initialized via the sequence "stop condition - start condition - chip address". Before each readout always a start condition and chip address (talk) has to be transmitted. The data to be read out are loaded into the $\rm I^2C$ Bus interface after this sequence and are available for the transfer to the $\rm \mu C$.

Chip Address

MSB	•	•	•	•	•	•	LSB
1	0	0	0	0	1	0	R/W

 $R/W = 0 \rightarrow Read (Listen)$

 $R/W = 1 \rightarrow Write (Talk)$

Subaddress Bytes

	MSB	•	•	•	•	•	•	LSB
Loudspeaker volume left	Х	Х	Χ	Х	Х	0	0	1
Loudspeaker volume right	X	Χ	X	Х	Х	0	1	0
Headphone volume	X	Χ	Х	Χ	Х	0	1	1
Treble/bass	Х	Χ	X	Х	Х	1	0	1
Switch byte I	X	Χ	Х	Х	Х	1	1	1
Switch byte II	Х	Χ	X	Х	Х	0	0	0

Setting Bytes

a) Loudspeaker Volume Left / Right

	MSB	•	•		•	•	•	LSB	
Maximum volume	Х	Х	1	1	1	1	1	1	
Max - 1 step	X	Χ	1	1	1	1	1	0	
Max – 15 steps	X	Χ	1	1	0	0	0	0	
Max - 55 steps	X	Χ	0	0	1	0	0	0	
MUTE	×	Χ	0	0	0	1	1	1	
MUTE	X	Χ	0	0	0	0	0	0	
MUTE	X	Χ	0	0	0	Х	Х	Χ	
Power ON	0	0	0	0	0	0	0	1	
	- 1								

b) Headphone Volume

	MSB	•	•	•	•	•	•	LSB	
Max. volume	T2	T1	TO	1	1	1	1	1	
Max – 1 step	T2	T1	TO	1	1	1	1	0	
Max – 15 steps	T2	T1	T0	1	0	0	0	0	
Max - 31 steps	T2	T1	T0	0	0	0	0	1	
MUTE	T2	T1	T0	0	0	0	0	0	
Power ON	0	0	0	0	0	0	0	1	

T0 - T2 are test bits; these have to be set to 0 for normal operation.

c) Treble / Bass

	MSB	•	•	•	•	•	•	LSB
Linear	1	0	0	0	1	0	0	0
Max. treble, lin. bass	1	1	0	0	1	0	0	0
Max. treble, lin. bass	1	1	Х	Χ	1	0	0	0
Min. treble, lin. bass	0	1	0	0	1	0	0	0
Min. treble, lin. bass	0	0	Х	Χ	1	0	0	0
Lin. treble, max. bass	1	0	0	0	1	1	0	1
Lin. treble, max. bass	1	0	0	0	1	1	Х	1
Lin. treble, max. bass	1	0	0	0	1	1	1	Χ
Lin. treble, min. bass	1	0	0	0	0	1	0	0
Lin. treble, min. bass	1	0	0	0	0	0	Х	Χ
Max. treble, max. bass	1	1	Χ	Χ	1	1	Х	1
Min. treble, min. bass	0	0	Х	Χ	0	0	Х	Χ
Power ON	0	0	0	0	0	0	0	1
	MSB			LSB	MSE	3		LSB
	treble)		treble	bass	}		bass

d) Switch Byte I

MSB	•		•	•	•	•	•	LSB
MUTE I	MUT	Εij	Ch1/Ch2 _{vol}	Ch1/Ch2 _{HP}	Mono	SCART	SCART-D	AM
MUTE I	= 0	All	AF-outputs ar	e muted (loud	speaker	s, headpho	nes, SCART);	power ON
MUTE I	= 1	Αll	AF-outputs O	N				
MUTE II	= 0	Lo	udspeaker out	puts muted; p	ower ON	i		
MUTE II	= 1	Lo	udspeaker out	puts ON				
MUTEla	nd MUTE	Ell ar	e OR gated wi	th respect to the	he louds	peaker out	outs	

MUTE I	MUTE II	Loudspeaker outputs	Headphones, SCART-outputs
0	0	muted	muted
0	1	muted	muted
1	0	muted	ON
1	1	ON	ON

CH1/Ch2_{vol} = 0 Sound 1 on the loudspeaker outputs; power ON

CH1/Ch2_{vol} = 1 Sound 2 on the loudspeaker outputs

CH1/Ch2_{HP} = 0 Sound 1 on the headphone outputs; power ON

 $CH1/Ch2_{HP} = 1$ Sound 2 on the headphone outputs

CH1/Ch2_{vol} and CH1/Ch2_{HP} are only effective if the matrix is set to the position "dual sound".

Mono = 0 identification signal decoder is set to mono position and held; power ON

Mono = 1 normal operation of identification signal decoder

SCART = 0 normal TV-operation; power ON

SCART = 1 SCART-playback; connection of SCART-inputs - AF-outputs. SCART = 1

has priority over AM = 1 (loudspeaker and headphones)

SCART-D = 0 SCART-playback stereo (mono); power ON

SCART-D = 1 Enable for the Ch1/Ch2 switch during SCART-playback (only effective when

SCART = 1)

Standard L = 0 normal operation (G-standard)

Standard L = 1 AM AF-input is activated; power ON

AM = 1 has priority over bypass = 1

e) Switch Byte II

MSB	•	•	•	•	•	•	LSB		
MPX0	MPX1	Quasi-st	Be	H-pul	Matrix 0	Matrix 1	Bypass		
MPX0	MPX 1	MPX perio	d			recommended C _{25, 26}			
0	0	2 s		power ON		1 μF			
0	1	4 s		·		2.2 μF			
1	0	8 s				4.7 μF			

MPX-period = 2 s signifies: Identification (ID) signal decoder searches 1 s for dual and 1 s for stereo transmission

(AM = 1 has priority over bypass = 1)

Quasi-st = 0 Quasi-stereo OFF; Power ON

Quasi-St = 1 Quasi-stereo ON

Be = 0 Stereo basewidth expansion OFF; Power ON

Be = 1 Stereo basewidth expansion ON

H pul = 0 ID-signal decoder synchronization with $f_{\rm H}$ = 15.625 kHz; power ON

H pul = 1 ID-synchronization with $4 \times f_H$

Matrix 0 Matrix 1 Matrix status 0 0 mono power ON 0 1 stereo 1 0 dual 1 1 automatic according to ID-signal decoder Bypass 0 Normal operations (G-standard) Bypass Matrix is bridged so that left/right signals can be fed in; power ON

8235605 0058300 T25

Priority List of Setting Bits

- 1. MUTE I
- 2. MUTE II (only with regard to the loudspeaker outputs)
- 3. SCART
- 4. Standard L
- 5. Bypass
- 6. Matrix 0, 1

h) Talk Mode

MS	•	•	•	•	•	•	LSB				
St	D	T5	T4	T3	Х	Х	X				
0	0	decode	er detects m	nono							
1	0	decode	decoder detects stereo								
0	1	decode	er detects d	ual							
1	1	interna	lly inhibited								

T3 - T5 are test bits

Absolute Maximum Ratings

 T_{Δ} = 0 to 70 °C; all voltages relatives to V_{SS}

arameter	Symbol	Li	Unit		
		min.	max.		
Supply voltage	V ₂₁	0	14	V	
Max. DC-voltage	V_1	0	V_{21}	٧	
Max. DC-voltage	V_2	0	V_{21}	V	
Max. DC-voltage	V_3	0	V_{21}	V	
Max. DC-voltage	V_4	0	V_{21}	V	
Max. DC-voltage	V_6	0	V_{21}	V	
Max. DC-voltage	V_7	0	V_{21}	V	
Max. DC-voltage	V_8	0	V_{21}	V	
Max. DC-voltage	V_{11}	0	V_{21}	V	
Max. DC-voltage	V ₁₂	0	V_{21}	V	
Max. DC-voltage	V ₁₃	0	V_{21}	V	
Max. DC-voltage	V_{14}	0	V_{21}	V	
Max. DC-voltage	V_{17}	0	V_{21}	V	
Max. DC-voltage	V ₁₈	0	V_{21}	V	
Max. DC-voltage	V_{22}	0	V_{21}	V	
Max. DC-voltage	V_{23}	0	V_{21}	V	
Max. DC-voltage	V_{24}	0	V_{21}	V	
Max. DC-voltage	V_{25}	0	V_{21}	V	
Max. DC-voltage	V ₂₆	0	V ₂₁	V	
Max. DC-current	I_5	0	2	mA	
Max. DC-current	I_9	0	2	mA	
Max. DC-current	I_{10}	0	2	mA	
Max. DC-current	I_{15}	0	2	mA	
Max. DC-current	I_{16}	0	2	mA	
Max. DC-current	I_{19}	0	2	mA	
Max. DC-current	I_{20}	0	2	mA	
Max. DC-current	I_{27}	0	1	mA	
Junction temperature	T_{j}		150	°C	
Storage temperature	$T_{ m stg}$	- 40	125	°C	
Thermal resistance	R _{th SA}		53	k/w	
system ambient			1		

Supply voltage	V ₆	10	13.2	V
Ambient temperature	T_{A}	0	70	°C
Input frequency range	f_{I}	0.01	20	kHz



Characteristics

 $V_{\rm S}$ = 12 V; $T_{\rm A}$ = 25 °C, in accordance with test circuit 1

I²C Bus present: start - 84 - 01,3F - 0 2,3F - 0 3,1F - 0 5,88 - 0 6,10 - 07,C8 - 00.01 - stop

Chip address - Vol LSI 63 - Vol LSr 63 - Vol HP 31 - tone lin - adj 0dB - MUTE I, MUTE II, Mono - Bypass

The basic setting for each point in the specification is always preset; only settings which deviate from this are given in the test conditions. Details in *italics* only provide explanation of the hexadecimal code and with switch bits on the set bits and features are stated.

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		
Current consumption	I_{21}		50		mA	

Signal Section

Olghai Section						
Max. gain	V ₁₆₋₁	-2	0	2	dB	
Max. gain	V ₁₅₋₃	-2	0	2	dB	
Max. gain	V_{20-1}	-2	0	2	dB	
Max. gain	V ₁₉₋₃	-2	0	2	dB	
Max. gain	V ₁₆₋₃	- 2	0	2	dB	$00,02; V_1 = 01$
						Matrix: Stereo
Max. gain	V ₁₅₋₃	-2	0	2	dB	$00,02; V_1 = 01$
						Matrix: Stereo
Max. gain	V_{20-3}	-2	0	2	dB	$00,02; V_1 = 0$
						Matrix: Stereo
Max. gain	V_{19-3}	-2	0	2	dB	00,02; $V_1 = 0$
	J					Matrix: Stereo
Max. gain	V ₁₆₋₁	4	6	8	dB	$00,02; V_3 = 0$
						Matrix: Stereo
Max. gain	V_{20-1}	4	6	8	dB	$00,02; V_3 = 0$
						Matrix: Stereo
Max. gain	V ₁₆₋₇	- 5	-3	- 1	dB	07,CC, SCART
Max. gain	V ₁₅₋₈	- 5	-3	– 1	dB	07,CC, <i>SCART</i>
Max. gain	V_{20-7}	- 5	-3	- 1	dB	07,CC, SCART
Max. gain	V_{19-8}	- 5	-3	- 1	dB	07,CC, <i>SCART</i>
Max. gain	V ₁₆₋₆	-2	0	2	dB	07,C9, Standard L
Max. gain	V_{15-6}	-2	0	2	dB	07,C9, Standard L
Max. gain	V_{20-6}	-2	0	2	dB	07,C9, Standard L
Max. gain	V ₁₉₋₆	-2	0	2	dB	07,C9, Standard L

Characteristics (cont'd)

Parameter	Symbol	Li	imit Val	ues	Unit	Test Condition
		min.	typ.	max.	1	
Gain	V ₉₋₁	-2	0	2	dB	
Gain	V ₁₀₋₃	-2	0	2	dB	
Gain	V ₉₋₃	-2	0	2	dB	$00,02; V_1 = 0$
				-		Matrix: Stereo
Gain	V ₁₀₋₃	-2	0	2	dB	$00,02; V_1 = 0$
	100					Matrix: Stereo
Gain	V_{9-1}	4	6	8	dB	$00,02; V_3 = 0$
	"					Matrix: Stereo
Gain	V ₁₀₋₆	-2	0	2	dB	07,C9 Standard L
Gain	V_{9-6}	-2	0	2	dB	07,C9 Standard L
Min. gain	V ₁₆₋₁	- 65	– 70		dB	01,08-02,08
Willia gain	7 16-1		'		""	Vol LSI 8-Vol LSr 8
Min. gain	V ₁₅₋₃	- 65	- 70		dB	01,08-02,08
wiii. gaiii	7 15-3	"	'		"-	Vol LSI 8-Vol LSr 8
						01,08-02,08
Min. gain	V ₂₀₋₁	- 57	- 62		dB	03,01 Vol _{HP} 1
Min. gain	V ₁₉₋₃	- 57	- 62		dB	03,01 <i>Vol</i> _{HP} 1
Min. gain	V ₁₆₋₇	- 68	- 73		dB	07,CC-01,08-02,08
min gain	7 16-7		-			SCART-Vol LSI 8-Vol LSr 8
Min. gain	V ₁₅₋₈	- 68	- 73		dB	07,CC-01,08-02,08
J	13-0					SCART-Vol LSI 8-Vol _{LSr} 8
Min. gain	V_{20-7}	- 60	- 65		dB	07,CC-03,01
J	20,					SCART-Vol KH 1
Min. gain	V ₁₉₋₈	- 60	- 65		dB	07,CC-03,01
ŭ	,,,,					SCART-Vol KH 1
Min. gain	V ₁₆₋₆	- 60	- 70		dB	07,C9-01,08-02,08
-						Standard L Vol LSI 8-Vol LSr 8
Min. gain	V ₁₅₋₆	- 60	- 70		dB	07,C9-01,08-02,08
-	''					Standard L Vol LSI 8-Vol LSr 8
Min. gain	V ₂₀₋₆	- 57	- 62		dB	07,C9-03,01
•						Standard L Vol KH 1
Min. gain	V ₁₉₋₆	- 57	- 62		dB	07,C9-03,01
-	,,,,,					Standard L Vol KH 1
Flutter and wow	ΔV_{15-16}			±2	dB	01,3F to 01,24
	13-16					02,3F to 02,24
						Vol LSI 63-36-Vol LSr 63-36
Flutter and wow	ΔV_{19-20}			± 2	dB	03,1F to 03,13
	19-20		1			Vol _{KH} 31-19

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	
		min.	typ.	max.			
Step width Vol ₁₅	ΔV_{15}	0	1.25	2.5	dB	01,X-01, (X ± 1) Vol _{LSI} X-Vol _{LSI} (X 1)	
Step width Vol ₁₆	ΔV_{16}	0	1.25	2.5	dB	02,X-02,(X±1) Vol Lsr X-Vol Lsr (X 1)	
Step width Vol ₁₉	ΔV_{19}	0	2	4	dB	03,X-03, (X ± 1) Vol _{KH} X-Vol _{KH} (X 1)	
Step width Vol ₂₀	ΔV_{20}	0	2	4	dB	03,X-03, (X ± 1) Vol _{KH} X-Vol _{KH} (X 1)	
Bass boost	V ₁₆₋₁	13	15		dB	$05,8F$; $f_i = 40 Hz$ Bass max, treble lin.	
Bass boost	V ₁₅₋₃	13	15		dB	05,8F; f_1 = 40 Hz Bass max, treble lin.	
Bass boost	V ₁₆₋₁	- 10	- 12		dB	$05,8F; f_{I} = 40 \text{ Hz}$	
Bass boost	V ₁₅₋₃	- 10	- 12		dB	Bass max, treble lin. 05,8F; f_1 = 40 Hz Bass max, treble lin.	
Step wide bass	ΔV_{15}	1	3	5	dB	05,8X-05,8 (X ± 1) Bass X – bass (X ± 1)	
Step wide bass	ΔV_{16}	1	3	5	dB	05,8X-05,8 (X±1) Bass X – bass (X±1)	
High frequency emphasis	V ₁₆₋₁	10	12		dB	05,8F; f_{\parallel} = 15 kHz Treble max, bass lin.	
High frequency emphasis	V ₁₅₋₃	10	12		dB	$05,8F$; $f_1 = 15 \text{ kHz}$ Treble max, bass lin.	
High frequency emphasis	V ₁₆₋₁	- 10	- 12		dB	05,8F; f_{\parallel} I = 15 kHz Treble max, bass lin.	
High frequency emphasis	V ₁₅₋₃	- 10	- 12		dB	05,8F; f_1 = 15 kHz Treble max, bass lin.	
Step wide treble	ΔV_{15}	1	3	5	dB	05,X8-0,5 (X ± 1) 8 Treble X – treble (X ± 1)	
Step wide treble	ΔV_{16}	1	3	5	dB	05,X8-0,5 (X±1) 8 Treble X – treble (X±1)	
Linearity sound	ΔV_{15}			±2	dB	05,88; f ₁ = 40 Hz – 15 kHz Treble, bass lin.	
Linearity sound	ΔV_{16}			± 2	dB	$05,88; f_1 = 40 \text{ Hz} - 15 \text{ kHz}$ Treble, bass lin.	
Channel separation	ΔV_{15-16}	50			dB	V_3 or $V_1 = 600 \text{ mVrms}$	
Channel separation Channel separation	ΔV_{19-20}	50 50			dB	V_3 or $V_1 = 600 \text{ mVrms}$	
	ΔV_{9-10}	30	<u></u>		dB	V_3 or $V_1 = 600$ mVrms	

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Cross talk attenuation switch	α _{Input interf} / Output rms					V _{I rms} = 0
		60			dB	$V_{1 \text{ Int1,3,6}} = 600 \text{ mVrms}$ $V_{1 \text{ Int7,8}} = 2 \text{ Vrms}$
Attenuation MUTE	α 1-16	80			dB	01,00-02,00 Vol _{LSi} 0-Vol _{LSr} 0 V ₁ = 600 mVrms
Attenuation MUTE	α 1-16	80			dB	$07,48; V_1 = 600 \text{ mVrms}$ <i>MUTE I: 0</i>
Attenuation MUTE	α 1-16	80			dB	07,88; $V_1 = 600 \text{ mVrms}$ <i>MUTE II: 0</i>
Attenuation MUTE	α ₃₋₁₅	80			dB	01,00-02,00 $Vol_{LSI} 0-Vol_{LSr} 0$ $V_3 = 600 \text{ mVrms}$
Attenuation MUTE	α ₃₋₁₅	80			dB	07,48; $V_3 = 600 \text{ mVrms}$ MUTE I: 0
Attenuation MUTE	α ₃₋₁₅	80			dB	07,88; $V_3 = 600 \text{ mVrms}$ MUTE II: 0
Attenuation MUTE	α 1-20	80			dB	03,00; $V_1 = 600 \text{ mVrms}$
Attenuation MUTE	α 1-20	80			dB	07,48; V ₁ = 600 mVrms MUTE I: 0
Attenuation MUTE	α ₃₋₁₉	80			dB	03,00; $V_3 = 600 \text{ mVrms}$ <i>Vol</i> _{KH} 0
Attenuation MUTE	α ₃₋₁₉	80			dB	07,48; $V_3 = 600 \text{ mVrms}$ <i>MUTE I: 0</i>
Analog values are va	alid for feed-	in at the	pin 6,	7, 8; V _{7,}	₈ = 2 Vrm	ns; $V_6 = 600 \text{ mVrms}$
Attenuation MUTE	α ₃₋₁₀	80			dB	07,48; V ₃ = 600 mVrms MUTE I: 0
Attenuation MUTE	α 1-9	80			dB	07,48; $V_3 = 600 \text{ mVrms}$ <i>MUTE I: 0</i>
Attenuation MUTE	α 6-10	80			dB	07,49; $V_6 = 600 \text{ mVrms}$ <i>MUTE I: 0</i> , Standard L
Attenuation MUTE	α 6-9	80			dB	07,49; $V_6 = 600 \text{ mVrms}$ <i>MUTE I: 0</i> , Standard L

Characteristics (cont'd)

 $V_{\rm S}$ = 12 V; $T_{\rm A}$ = 25 °C, in accordance with test circuit 1

Parameter	Symbol	L	imit Val	ues	Unit	Test Condition
		min.	typ.	max.	1	
Max. input voltage	V_6	600			mVrms	THD _{15,16} = 1 %
Max. input voltage	V_3	600			mVrms	$THD_{15} = 1 \%$
Max. input voltage	V_1	600			mVrms	$THD_{16} = 1 \%$
Max. input voltage	V_1	300			mVrms	THD ₁₆ = 1 %; 00,02 Matrix: Stereo
Max. input voltage	V_7	2			Vrms Vrms	<i>THD</i> ₁₆ = 1 % 07, CC, SCART
Max. input voltage	V_8	2			%	<i>THD</i> ₁₅ = 3 % 07, CC, SCART
Distortion	THD ₁₉	0	0.01	0.1	%	V ₃ = 250 mVrms
Distortion	THD_{20}		0.01	0.1	%	$V_1 = 250 \text{ mVrms}$
Distortion	THD ₁₉		0.01	0.1	%	$V_3 = 250 \text{ mVrms}; 03,15$ $Vol_{KH} 21$
Distortion	THD ₂₀		0.01	0.1	%	V ₁ = 250 mVrms; 03,15 Vol _{KH} 21
Analog values are va	alid for feed-	in at the	pin 6, 7	, 8; V _{7,8}	= 2 Vrms;	V ₆ = 250 mVrms
Distortion	THD ₁₆		0.01	0.1	%	V ₁ = 250 mVrms
Distortion	THD_{15}		0.01	0.1	%	$V_3' = 250 \text{ mVrms}$
Distortion	THD ₁₆		0.01	0.2	%	V ₁ = 250 mVrms; 01 2F-02,2F
Distortion	THD ₁₅		0.01	0.2	%	Vol_{LSI} 47- Vol_{LSr} 47 V_3 = 250 mVrms; 01 2F-02,2F
Distortion	THD ₁₆		0.01	0.4	%	$V_{0} = 250 \text{ mVrms}; 05,XX$
Distortion	THD ₁₅		0.01	0.4	%	any sound $V_3 = 250 \text{ mVrms}; 05,XX$ any sound
Analog values are va	alid for feed-	in at the	pin 6. 7	. 8: V ₇ •	= 2 Vrms:	
Distortion	THD ₁₀		0.01	0.1	%	$V_3 = 250 \text{ mVrms}$
Distortion	THD_9		0.01	0.1	%	$V_1 = 250 \text{ mVrms}$
Distortion	THD_{10}	Ì	0.01	0.1	%	$V_6 = 250 \text{ mVrms}$
	1		3.3 /	"	"	07,C9, Standard L
Distortion	THD_9	1	0.01	0.1	%	$V_1 = 250 \text{ mVrms}$
	J 9		0.0.	"	"	07,C9, Standard L
Antiphase Cross talk atten.	ΔV_{16-15}	0.5	0.55			V ₃ = 600 mVrms
Base width						$ f_1 = 2 \text{ kHz}; 00,11, Basis width}$

■ 8235605 DO58307 38T 🖿

Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	
		min.	typ.	max.			
Antiphase Cross talk atten.	ΔV_{16-15}	0.5	0.55			V ₃ = 600 mVrms	
Base width						f_{\parallel} = 2 kHz; 00,11, Basis width	
Base width phase	Φ ₁₆₋₁₅	150	180	210	deg	$V_1 = 600 \text{ mVrms}; 00,11$ Basis width, $f = 2 \text{ kHz}$	
Base width phase	Φ ₁₅₋₁₆	150	180	210	deg	$V_1 = 600 \text{ mVrms}; 00,11$ Basis width, $f = 2 \text{ kHz}$	
Phase rotation quasi stereo	Φ ₁₆₋₁₅	0	10	40	deg	$V_{3,1} = 600 \text{ mVrms}; 00,21$ Quasi stereo, $f = 40 \text{ Hz}$	
Phase rotation quasi stereo	Φ ₁₆₋₁₅	130	180	230	deg	$V_{3,1} = 600 \text{ mVrms}; 00,21$ Quasi stereo, $f = 1 \text{ kHz}$	
Phase rotation quasi stereo	Φ ₁₆₋₁₅	- 30	10	0	deg	$V_{3,1} = 600 \text{ mVrms}; 00,21$ Quasi stereo, $f = 15 \text{ kHz}$	
Unweighted signal- to-noise ratio	α _{S/N16}	1	90	97	dB	$V_{\text{N rms } 20 \text{ Hz-} 20 \text{ kHz}};$ $V_{1} = 0.6 \text{ Vrms}$	
Unweighted signal- to-noise ratio	α _{S/N15}	1	90	97	dB	$V_{N \text{ rms } 20 \text{ Hz-} 20 \text{ kHz}};$ $V_3 = 0.6 \text{ Vrms}$	
Unweighted signal- to-noise ratio	α _{S/N16}	70	80		dB	$V_{N \text{ rms } 20 \text{ Hz-} 20 \text{ kHz}};$ $V_1 = 0.6 \text{ Vrms}$	
						01,27-02,27 Vol _{LSI} 39-Vol _{LSr} 39	
Unweighted signal- to-noise ratio	$\alpha_{\text{S/N15}}$	70	80		dB	$V_{N \text{ rms } 20 \text{ Hz-} 20 \text{ kHz}};$ $V_{3} = 0.6 \text{ Vrms}$	
						01,27-02,27 Vol _{LSI} 39-Vol _{LSr} 39	
External voltage	V _{N15}		2	10	μVrms	V _{N rms 20 Hz-20 kHz} 01,00-02,00	
				1		Vol LSI 0-Vol LSr 0	
External voltage	V _{N16}		2	10	μVrms	V _{N rms} 20 Hz-20 kHz 01,00-02,00	
						Volusi 0-Volusi 0	

Characteristics (cont'd)

Parameter	Symbol	L	imit Val	ues	Unit	Test Condition	
		min.	typ.	max.			
Unweighted signal- to-noise ratio	α _{S/N20}	90	97		dB	V _{N rms} 20 Hz-20 kHz ; V ₁ = 0.6 Vrms	
Unweighted signal- to-noise ratio	α _{S/N19}	1	90	97	dB	$V_{\text{N rms } 20 \text{ Hz-} 20 \text{ kHz}};$ $V_{3} = 0.6 \text{ Vrms}$	
Unweighted signal- to-noise ratio	α _{S/N20}	70	80		dB	V _{N rms 20 Hz-20 kHz} ; V ₁ = 0.6 Vrms 03,10, Vol _{KH} 16	
Unweighted signal- to-noise ratio	α _{S/N19}	70	80		dB	V _{N rms 20 Hz-20 kHz} ; V ₃ = 0.6 Vrms 03,10, Vol _{KH} 16	
External voltage	V _{N20}		2	10	μVrms	V _{N rms 20 Hz-20 kHz} ; 03,00 Vol _{KH} 0	
External voltage	V _{N19}		2	10	μVrms	V _{N rms 20 Hz-20 kHz} ; 03,00 <i>Vol</i> _{KH} 0	
Unweighted signal- to-noise ratio	α _{S/N9}	1	90	97	dB	V _{N rms} 20 Hz-20 kHz ; V ₁ = 0.6 Vrms	
Unweighted signal- to-noise ratio	α _{S/N10}	1	90	97	dB	$V_{N \text{ rms } 20 \text{ Hz-} 20 \text{ kHz}};$ $V_{1} = 0.6 \text{ Vrms}$	
Change of DC-switch Δ1 Bit	ΔV_{16}			± 10	mV	01,X-01,X±1 Vol _{LSI} X-Vol _{LSI} (X±1)	
Change of DC-switch ∆1 Bit	ΔV_{15}			± 10	mV	02,X-02,X ± 1 Vol _{1Sr} X-Vol _{1Sr} (X ± 1)	
Change of DC-switch Δ1 Bit	ΔV_{16}			± 10	mV	05,X-05,X ± 1 Sound X-Sound (X ± 1)	
Change of DC-switch Δ1 Bit	ΔV_{15}			± 10	mV	$05,X-05,X\pm 1$ Sound X-Sound $(X\pm 1)$	
Change of DC-switch ∆1 Bit	ΔV_{19}			± 10	mV	03,X-03,X ± 1 Vol _{KH} X-Vol _{KH} (X ± 1)	
Change of DC-switch Δ1 Bit	ΔV_{20}			± 10	mV	03,X-03,X ± 1 Vol _{KH} X-Vol _{KH} (X ± 1)	

Characteristics (cont'd)

Parameter	Symbol	Li	imit Val	lues	Unit	Test Condition
		min.	typ.	max.		
esign-Related Da	ta					
put resistance	R_7	35			kΩ	
put resistance	R 8	35		1	kΩ	
put resistance	R 6	20			kΩ	
nput resistance	R_3	20			kΩ	
put resistance	R_1	20			kΩ	
tput resistance	R 19			200	Ω	
utput resistance	R 20			200	Ω	
utput resistance	R 15			200	Ω	
utput resistance	R 16			200	Ω	
utput resistance	R 9			200	Ω	
utput resistance	R_{10}			200	Ω	

Test

Characteristics (cont'd)

Symbol

 $V_{\rm S}$ = 12 V; $T_{\rm A}$ = 25 °C

Parameter

		min.	typ.	max.			Circui
ID-Signal Decoder							
Gain Filter OP-amp	V ₅	13	14	15	dB	V _{IF} = 80 mVpp	1
Max. input voltage	V_5	600			mVpp	Function	2
VCO voltage PLL	V ₂₇	1.3			V	$f_{24} = 14.6 \text{ kHz};$ $V_{24} = 2.5 \text{ V}$	2
VCO voltage PLL	V ₂₇	2	3	4	V	$f_{24} = 15.625 \text{ kHz};$ $V_{24} = 2.5 \text{ V}$	2
VCO voltage PLL	V ₂₇			4.7	V	$f_{24} = 16.6 \text{ kHz};$ $V_{24} = 2.5 \text{ V}$	2
VCO voltage PLL	V ₂₇	1.3			V	$f_{24} = 58.4 \text{ kHz};$ $V_{24} = 2.5 \text{ V}$ 00.09, H-Imp	2
VCO voltage PLL	V ₂₇			4.7	V	$f_{24} = 66.4 \text{ kHz};$ $V_{24} = 2.5 \text{ V}$ 00.09, H-Imp	2
$V_{\text{KT FILTER}} = \frac{\sqrt{0}}{2}$	V ₂₅ – V ₂₅ *	$\frac{(v_5)^2 + (v_5)^2}{v_5}$	V ₂₆ – V	26 ^{*) 2} V	₂₅ or V_{26}	when $V_5 = 0$ $_6$ * when $V_5 = 400 \text{ mVpp}$)
ID-filter gain	V _{KT Filter}	3.4		6.8		f_5 = Pilot signal: dual	
ID-filter gain	V _{KT Filter}	3.4		6.8		I ² C-talk: dual f_5 = Pilot signal:	
18 Hall						stereo I ² C-talk: stereo	
$V_{25 \text{ test}} = V_{25} (V_5 = 0)$	$\pm \Delta V_{25}; V_2$	16 test = 1	V ₂₆ (V ₅ =	= 0) ± Δ <i>V</i>	, 26		
Detection threshold	ΔV_{25}	900			mV	I ² C-talk: stereo or	3

Limit Values

Unit

Test Condition

dual

dual

dual

dual

I2C-talk: stereo or

I2C-talk: stereo or

I2C-talk: stereo or

3

3

3

m۷

m۷

mV

■ 8235605 0058311 800 **■**

 $-\Delta V_{25}$

 ΔV_{26}

 $-\Delta V_{26}$

900

900

900

Detection threshold

Detection threshold

Detection threshold

Characteristics (cont'd)

 $V_{\rm S} = 12 \text{ V}; T_{\rm A} = 25 \,^{\circ}\text{C}$

Parameter	Symbol	Limit Values			Unit	Test Condition	Test
	1	min.	typ.	max.			Circuit
Mono threshold	ΔV_{25}	0		100	mV	I2C-talk: mono	3
Mono threshold	$-\Delta V_{25}$	0		100	mV	I2C-talk: mono	3
Mono threshold	ΔV_{26}	0		100	mV	I2C-talk: mono	3
Mono threshold	$-\Delta V_{26}$	0		100	mV	I ² C-talk: mono	3
Detection response	t _{det}	1/4		1/2	t _{MPX}	I^2 C-talk: stereo or dual $\pm \Delta V_{25} = 1 \text{ V}$	3
Detection response	t _{det}	1/4		1/2	t _{MPX}	I^2 C-talk: stereo or dual $\pm \Delta V_{25} = 1 \text{ V}$	3
Switching threshold f_{REF} -input	V_{24L}	0		1.5	V		2
Switching threshold f_{REF} -input	V_{24L}	3.5		V ₂₁	V		2
Multiplexer clock	t _{MPX}		1.08		s	00,C0, MPX = 1 s	
Multiplexer clock	t _{MPX}		2.17		s	00,C0, $MPX = 2 s$	
Multiplexer clock	t _{MPX}		4.34		s	00,C0, $MPX = 4 s$	
Multiplexer clock	t _{MPX}		8.68		s	00,C0, $MPX = 8 s$	

Design-Related Data


Filter output resistance	R 25, 26	110			kΩ	
f_{REF} -input resistance	R 24	7			kΩ	

60

Characteristics


 $V_{\rm S}$ = 12 V; $T_{\rm A}$ = 25 °C

Parameter	Symbol	Limit Values			Unit
			typ.	max.	
I ² C Bus (SCL, SDA)					
SCL, SDA edges Rise time Fall time	t _R			1 300	μs ns
Shift register clock pulse SCL Frequency H-pulse width L-pulse width	$f_{ m SCL}$ $t_{ m HIGH}$ $t_{ m LOW}$	0 4 4		100	kHz μs μs
Start Setup time Hold time	t _{SUSTA}	4			μs μs
Stop Setup time Bus free time	t _{SUSTO}	4			μs μs
Data transfer Setup time Hold time	t _{SUDAT}	1			μs μs
Input SCL, SDA Input voltage Input current	V_{QH} V_{QL} I_{QH} I_{QL}	2.4		5.5 1 20 20	V V μΑ μΑ
Output SDA (open collector) Output voltage $R_{\rm L} = 2.5 {\rm k}\Omega$ $I_{\rm QL} = 3 {\rm mA}$	V_{QH}	5.4		0.4	V V




Test Circuit 1

■ 8235605 0058314 51T ■




Test Circuit 2

8235605 0058315 456




Test Circuit 3

3235605 0058316 392




Application Circuit 1

■ 8235605 0058317 229 **■**



Application Circuit 2


8235605 0058318 165




I²C Bus Timing Diagram

fSUSTA fHDSTA fHIGH fLOW fSUDAT fHDDAT fSUSTO fBUF fc	Setup time (start) Hold time (start) H-pulse width (clock) L-pulse width (clock) Setup time (data transfer) Hold time (data transfer) Setup time (stop) Bus free time Fall time
t _E	Fall time
t_{R}	Rise time

All times referred to V_{IH} and V_{IL} values.






■ 8235605 0058397 591

Semiconductor Group 145

Dimensions in mm




Sorts of Packing

Package outlines for tubes, trays ect. are contained in our Data Book "Package Information"

SMD = Surface Mounted Devices

8235605 0058398 428 Semiconductor Group 146



This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.